

Home | Login | Logout | Access Information | Alerts |

Welcome United States Patent and Trademark Office

©Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "(quantizer<in>metadata) <and> (threshold <in>metadata) <and> (compara..."
Your search matched 2 of 1194402 documents.

⊠e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History		Modify Search						
New Search		(quantizer <in>metadata) <and> (threshold <in>metadata) <and> (comparator <in>>></in></and></in></and></in>						
			Check to search only within this results set					
» Key		Disp	lay Format: Citation C Citation & Abstract					
IEEE JNL	IEEE Journal or Magazine		•					
IEE JNL	IEE Journal or Magazine	Select	Article Information					
IEEE CNF	IEEE Conference Proceeding		A deep-submicrometer analog-to-digital converter using focused-ion-bea Walden, R.H.; Schmitz, A.E.; Kramer, A.R.; Larson, L.E.; Pasiecznik, J.; Solid-State Circuits, IEEE Journal of Volume 25, Issue 2, April 1990 Page(s):562 - 571					
IEE CNF	IEE Conference Proceeding							
IEEE STD	IEEE Standard		Digital Object Identifier 10.1109/4.52185					
			AbstractPlus Full Text: PDF(764 KB) IEEE JNL					
			2. Compact fixed-threshold and two-vector Hamming comparators Pedroni, V.A.; Electronics Letters Volume 39, Issue 24, 27 Nov. 2003 Page(s):1705 - 1706 Digital Object Identifier 10.1049/el:20031054					
			AbstractPlus Full Text: PDF(188 KB) IEE JNL					

Indexed by

Help Contact Us Privacy &:

© Copyright 2005 IEEE -

Subscribe (Full Service) Register (Limited Service, Free) Login Search: © The ACM Digital Library O The Guide						
USPTO +quantizer +threshold +comparator SEARCH						
Feedback Report a problem Satisfaction survey						
Terms used quantizer threshold comparator Found 8 of 158,639						
Sort results by Display results Expanded form Try an Advanced Search Try this search in The ACM Guide Open results in a new window						
Results 1 - 8 of 8						
Relevance scale 🗆 🖬 🖬 🖫						
 Detection of defective sensor elements using ΣΔ -modulation and a matched filter D. Weiler, O. Machul, D. Hammerschmidt, B. J. Hosticka January 2000 Proceedings of the conference on Design, automation and test in Europe 						
Full text available: Additional Information: full citation, references, index terms Publisher Site						
2 Group C: energy conservation: A wake-up detector for an acoustic surveillance sensor network: algorithm and VLSI implementation David H. Goldberg, Andreas G. Andreou, Pedro Julián, Philippe O. Pouliquen, Laurence Riddle, Rich Rosasco April 2004 Proceedings of the third international symposium on Information processing						
in sensor networks Full text available: 📆 pdf(483.21 KB) Additional Information: full citation, abstract, references, index terms						
We describe a low-power VLSI wake-up detector for use in an acoustic surveillance sensor network. The detection criterion is based on the degree of low-frequency periodicity in the acoustic signal. To this end, we have developed a periodicity estimation algorithm that maps particularly well to a low-power VLSI implementation. The time-domain algorithm is based on the "bumpiness" of the autocorrelation of one-bit version of the signal. We discuss the relationship of this algorithm to the maximum						
Keywords : VLSI implementation, acoustic surveillance, maximum likelihood estimation, periodicity, power management, sensor networks, wake-up detection						

Novel self-test methods: Ultimate low cost analog BIST Marcelo Negreiros, Luigi Carro, Altamiro Amadeu Susin June 2003 Proceedings of the 40th conference on Design automation

Full text available: pdf(207.33 KB) Additional Information: full citation, abstract, references, citings, index terms

In this work a BIST method for linear analog circuits with very low cost and the smallest possible analog overhead area is presented. The method is suitable to be implemented in the SoC environment, as it allows the reuse of resources already available in the system, and it is essentially digital. Theoretical background is provided, and experimental results demonstrate the advantages and limits of the proposed approach.

Keywords: DSP-based analog test, low cost analog BIST, test of analog circuits

4 Innovative Applications: A dynamically reconfigurable adaptive viterbi decoder Sriram Swaminathan, Russell Tessier, Dennis Goeckel, Wayne Burleson February 2002 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays Full text available: pdf(235.26 KB) Additional Information: full citation, abstract, references, citings The use of error-correcting codes has proven to be an effective way to overcome data corruption in digital communication channels. Although widely-used, the most popular communications decoding algorithm, the Viterbi algorithm, requires an exponential increase in hardware complexity to achieve greater decode accuracy. In this paper, we describe the analysis and implementation of a reduced-complexity decode approach, the adaptive Viterbi algorithm (AVA). Our AVA design is implemented in reconfigu ... **Keywords**: FPGA, Viterbi coding, dynamic reconfiguration ⁵ Simulating sigma-delta modulators in AWEswit Richard J. Trihy, Ronald A. Rohrer November 1993 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design Full text available: pdf(419.72 KB) Additional Information: full citation, references 6 A design strategy for low-voltage low-power continuous-time sigma-delta A/D converters F. Gerfers, Y. Manoli March 2001 Proceedings of the conference on Design, automation and test in Europe Full text available: pdf(619.81 KB) Additional Information: full citation, references, citings, index terms ⁷ Low-voltage low-power switched-current circuits and systems Nianxiong Tan, S. Eriksson March 1995 Proceedings of the 1995 European conference on Design and Test Full text available: pdf(642.50 KB) Additional Information: full citation, abstract, citings Publisher Site This paper presents low-voltage low-power switched-current circuits and systems. Novel class AB configuration and common-mode feedforward are the essence. A delay line, memory cell, oversampling A/D converter, and chopper-stabilized oversampling A/D converter were designed and implemented. Measurement results are presented as well. Keywords: CMOS IC, CMOS analogue integrated circuits, LV switched-current circuits, SI memory cell, analogue processing circuits, analogue storage, analogue-digital conversion, chopper-stabilized oversampling ADC, class AB configuration, common-mode feedforward, delay line, delay lines, feedforward, low-power switched-current circuits, oversampling A/D converter, sampled data circuits, switched current circuits 8 CLASS - Composite Language Approach for System Simulation (A Tutorial)

Harold G. Hixson January 1971

Proceedings of the 5th conference on Winter simulation

Full text available: pdf(568.18 KB) Additional Information: full citation, abstract, references, index terms

There are several possible approaches to providing both discrete event and continuous system simulation capability in the same modeling context. One approach is to develop a new language which has this capability. Another, which is addressed in this tutorial, is the use of compatible languages in combination. One possibility4 involves the use of SIMSCRIPT II as the basic language. Another possibility is the use of the General Purpose Simulation System (GPSS) and its &ld ...

Results 1 - 8 of 8

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

<u>Terms of Usage Privacy Policy Code of Ethics Contact Us</u>

Useful downloads: Adobe Acrobat Q QuickTime Windows Media Player Real Player

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	3868	(341/143,144,118,142,152,126, 172).CCLS.	USPAT	OR	OFF	2005/07/25 10:02
L2	3192	(341/143,144,118).CCLS.	USPAT	OR	OFF	2005/07/25 10:02
L3	2249	(341/143,118).CCLS.	USPAT	OR	OFF	2005/07/25 10:09
L4	1517	quantize\$ threshold comparators correction	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	AND .	ON	2005/07/25 10:10
·L5	0	quantize\$ threshold comparators correction	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	NEAR	ON	2005/07/25 10:10
L6	5	quantize\$ threshold comparators correction	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	WITH	ON	2005/07/25 10:10
L7	23	quantize\$ threshold comparators correction	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	SAME	ON	2005/07/25 10:10
L8	0	quantize\$ threshold comparators correction and l1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	SAME	ON	2005/07/25 10:10
L9	0	quantize\$ threshold comparators correction and I1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	WITH	ON	2005/07/25 10:10
L10	0	quantize\$ threshold comparators correction and l1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	NEAR	ON	2005/07/25 10:10

L11	0	quantize\$ threshold comparators correction and I1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	SAME	ON	2005/07/25 10:10
L12	48	quantize\$ threshold comparators and I1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	SAME	ON	2005/07/25 10:10
L13	48	quantize\$ threshold comparator and l1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	SAME	ON	2005/07/25 10:10
L14	27	quantize\$ threshold comparator and I1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	WITH	ON	2005/07/25 10:16